Regviz

Freescale Semiconductor /MKM14ZA5 /RTC /ISR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as ISR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Freescale Semiconductor/MKM14ZA5/RTC/ISR#0x0

15 1211 87 43 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (0)TAMPER_IS 0 (0)ALM_IS 0 (0)DAY_IS 0 (0)HOUR_IS 0 (0)MIN_IS 0 (0)IS_1HZ 0 (0)IS_2HZ 0 (0)IS_4HZ 0 (0)IS_8HZ 0 (0)IS_16HZ 0 (0)IS_32HZ 0 (0)IS_64HZ 0 (0)IS_128HZ 0 (0)IS_256HZ 0 (0)IS_512HZ

IS_2HZ=0, ALM_IS=0, IS_256HZ=0, HOUR_IS=0, IS_64HZ=0, IS_8HZ=0, IS_1HZ=0, MIN_IS=0, IS_4HZ=0, IS_32HZ=0, TAMPER_IS=0, IS_16HZ=0, IS_128HZ=0, DAY_IS=0, IS_512HZ=0

Description

RTC Interrupt Status Register

Fields

TAMPER_IS

Tamper Interrupt Status bit.

0 (0): Interrupt is de-asserted.

1 (1): Interrupt is asserted (Default on reset) .
ALM_IS

Alarm Interrupt Status bit.

0 (0): Interrupt is de-asserted.

1 (1): Interrupt is asserted.
DAY_IS

Days Interrupt Status bit.

0 (0): Interrupt is de-asserted.

1 (1): Interrupt is asserted.
HOUR_IS

Hours Interrupt Status bit.

0 (0): Interrupt is de-asserted.

1 (1): Interrupt is asserted.
MIN_IS

Minutes Interrupt Status bit.

0 (0): Interrupt is de-asserted.

1 (1): Interrupt is asserted.
IS_1HZ

1 Hz Interval Interrupt Status bit.

0 (0): Interrupt is de-asserted.

1 (1): Interrupt is asserted.
IS_2HZ

2 Hz Interval Interrupt Status bit.

0 (0): Interrupt is de-asserted.

1 (1): Interrupt is asserted.
IS_4HZ

4 Hz Interval Interrupt Status bit.

0 (0): Interrupt is de-asserted.

1 (1): Interrupt is asserted.
IS_8HZ

8 Hz Interval Interrupt Status bit.

0 (0): Interrupt is de-asserted.

1 (1): Interrupt is asserted.
IS_16HZ

16 Hz Interval Interrupt Status bit.

0 (0): Interrupt is de-asserted.

1 (1): Interrupt is asserted.
IS_32HZ

32 Hz Interval Interrupt Status bit.

0 (0): Interrupt is de-asserted.

1 (1): Interrupt is asserted.
IS_64HZ

64 Hz Interval Interrupt Status bit.

0 (0): Interrupt is de-asserted.

1 (1): Interrupt is asserted.
IS_128HZ

128 Hz Interval Interrupt Status bit.

0 (0): Interrupt is de-asserted.

1 (1): Interrupt is asserted.
IS_256HZ

256 Hz Interval Interrupt Status bit.

0 (0): Interrupt is de-asserted.

1 (1): Interrupt is asserted.
IS_512HZ

512 Hz Interval Interrupt Status bit.

0 (0): Interrupt is de-asserted.

1 (1): Interrupt is asserted.

Links

()

Register License

Redistribution and use in source and binary forms, with or without modification,\nare permitted provided that the following conditions are met:\n o Redistributions of source code must retain the above copyright notice, this list\n of conditions and the following disclaimer.\n o Redistributions in binary form must reproduce the above copyright notice, this\n list of conditions and the following disclaimer in the documentation and/or\n other materials provided with the distribution.\n o Neither the name of Freescale Semiconductor, Inc. nor the names of its\n contributors may be used to endorse or promote products derived from this\n software without specific prior written permission.\n THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS “AS IS” AND\n ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED\n WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE\n DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR\n ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES\n (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;\n LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON\n ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\n (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS\n SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data